• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    Embodiments include apparatus and methods related to vertically stacked varactors (105a-105f). Specifically, two varactors (105a-105f) may be constructed of vertically stacked layers including anode layer, a contact layer, and a varactor layer. Both varactors (105a - 105f) can share one or more layers in common. In some embodiments, the two varactors (105a-105f) may share the anode layer in common, while in other embodiments the two varactors (105a-105f) may share the contact layer by common.
    公开号:FR3020898A1
    申请号:FR1553377
    申请日:2015-04-16
    公开日:2015-11-13
    发明作者:Peter V Wright；Timothy S Henderson
    申请人:Triquint Semiconductor Inc；
    IPC主号:
    专利说明:

    [0001] The present invention generally relates to the field of circuits, and more particularly to varactors. Varactors may be diodes that serve as voltage-controlled capacitors. When a control voltage on a varactor layer 5 varies, the capacity of the varactor may also vary. This variation can be called "adjustment". Generally, semiconductor varactors may have a wider adjustment range (i.e., capacitance variation) and lower control voltage requirements than dielectric varactors made on materials such as barium strontium titanate (BST). . However, semiconductor varactors can usually achieve a lower capacitance per unit area than a dielectric varactor, thus requiring a larger chip area to implement a given capacitance. Generally, a varactor may be considered to be a two-port device, namely having two input terminals and two output terminals. As such, varactors may be prone to self-modulation distortion driven by applied radio frequency (RF) voltages. This self-modulation distortion can introduce non-linearity into a circuit using varactors. To reduce this non-linearity to acceptable levels, a number of individual varactors may be coupled in series to divide the RF voltage thereon. If the number of varactors in the series is n, then the chip area on the printed circuit board required to achieve a desired net capacity can be increased by a factor of n2 if the varactors are coplanar with each other. If a relatively large number of varactors are used, then this circuit can make the required chip area excessively large for use in modern devices. According to a first embodiment, the invention proposes an assembly comprising: a first varactor which comprises a first contact layer, an anode layer, and a first varactor layer positioned between the first contact layer and the contact layer; anode; and a second varactor which comprises a second contact layer, the anode layer, and a second varactor layer positioned between the second contact layer and the anode layer; wherein the anode layer is positioned between the first varactor layer and the second varactor layer. In preferred embodiments of the first embodiment of the invention, one or more of the following arrangements may be used: the assembly further comprises an ohmic contact coupled to the anode layer and configured to receive a negative DC voltage (DC); The assembly further comprises a first ohmic contact coupled with the first contact layer, and a second ohmic contact coupled with the second contact layer; the first ohmic contact is a signal input, and the second ohmic contact is a signal output; The first contact layer or the second contact layer is n + doped, the first varactor layer or the second varactor layer is n-doped, and the anode layer is p + doped; the first contact layer, the second contact layer, the first varactor layer, the second varactor layer, or the anode layer comprises gallium, arsenic, silicon, indium, or phosphorus; the anode layer comprises a first anode layer directly coupled with the first varactor layer, and a second anode layer directly coupled with the second varactor layer, and an etch stop layer positioned between and directly coupled with the first anode layer and the second anode layer; the second contact layer comprises an upper layer directly coupled with the second varactor layer, and a lower layer, and an etch stop layer directly coupled to and positioned between the upper layer and the lower layer. According to a second embodiment, the invention proposes an assembly comprising: a first varactor which comprises a contact layer, a first anode layer, and a first varactor layer positioned between the contact layer and the first layer of anode; and a second varactor which comprises the contact layer, a second anode layer, and a second varactor layer positioned between the contact layer and the second anode layer; wherein the contact layer is positioned between the first varactor layer and the second varactor layer. In preferred embodiments of the second embodiment of the invention, one or more of the following arrangements may be used: the assembly further comprises an ohmic contact coupled to the contact layer and configured to receive a positive DC voltage (DC); the assembly further comprises a first ohmic contact coupled with the first anode layer, and a second ohmic contact coupled with the second anode layer; the first ohmic contact is a signal input, and the second ohmic contact is a signal output; the contact layer is n + doped, the first varactor layer 25 or the second varactor layer is n-doped, and the first anode layer or the second anode layer is p + doped; the contact layer, the first varactor layer, the second varactor layer, the first anode layer, or the second anode layer comprises gallium, arsenic, silicon, indium, or Phosphorus; the contact layer comprises a first contact layer directly coupled with the first varactor layer, and a second contact layer directly coupled with the second varactor layer, and an etching stop layer positioned between and directly coupled with the first contact layer and the second contact layer; the second anode layer comprises an upper layer directly coupled with the second varactor layer, and a lower layer, and an etching stop layer directly coupled to and positioned between the upper layer and the lower layer; The invention also provides a method comprising: depositing a first contact layer of a first varactor; depositing a first varactor layer of the first varactor on the first contact layer; depositing a common contact layer of the first varactor and a second varactor on the first varactor layer; depositing a second varactor layer of the second varactor on the common contact layer; and depositing a second contact layer of the second varactor on the second varactor layer. In preferred embodiments of the method of the invention, one or more of the following arrangements may be used: the common contact layer is a p + doped anode contact layer; and wherein the first contact layer and the second contact layer are n + doped contact layers; the common contact layer is an n + doped contact layer; and wherein the first contact layer and the second contact layer are p + doped anode contact layers; the method further comprises: coupling a first signal input / output to the first contact layer; Coupling a second signal input / output to the second contact layer; and coupling a DC voltage input to the common contact layer.
    [0002] Embodiments are illustrated by way of example and not by way of limitation in the figures of the accompanying drawings, in which like references indicate like elements and in which: Figure 1 illustrates an illustrative compound varactor circuit, in accordance with various embodiments; Figure 2 illustrates a general example of a dual stack of varactor, according to various embodiments; Figure 3 illustrates another general example of a dual varactor stack according to various embodiments; Figure 4 illustrates a specific example of a dual stack of varactor, according to various embodiments; Figure 5 illustrates another specific example of a dual stack of varactor, according to various embodiments; Fig. 6 illustrates a method for constructing a dual stack of varactor, according to various embodiments; Fig. 7 is a block diagram of an illustrative wireless communication device according to various embodiments. Embodiments include apparatuses and methods related to vertically stacked varactors. Specifically, two varactors may be constructed of vertically stacked layers comprising an anode layer, a contact layer, and a varactor layer. Both Varactors can share one or more layers in common. In some embodiments the two varactors may share the anode layer in common, while in other embodiments the two varactors may share the contact layer in common. Various aspects of the illustrative embodiments will be described using terms commonly used by those skilled in the art to communicate the substance of their work to another skilled in the art. However, it will be apparent to those skilled in the art that other embodiments can be practiced with only some of the described aspects. For the purpose of explanation, specific features and configurations are presented to provide a complete understanding of the illustrative embodiments. However, it will be obvious to those skilled in the art that other embodiments can be practiced without the specific details. In other cases, well-known features are omitted or simplified so as not to complicate the illustrative embodiments. In addition, various operations will be described in the form of multiple distinct operations, in turn, in a manner that is most useful for understanding the present description; however, the order of description should not be interpreted as implying that these operations necessarily depend on the order. In particular, these operations do not need to be performed in the order of presentation. The expression "in one embodiment" is used repeatedly. The expression does not generally refer to the same embodiment; however, she can. The terms "comprising", "comprising", and "including" are synonymous unless the context requires otherwise. To provide context for language clarification that may be used in conjunction with various embodiments, the terms "A / B" and "A and / or B" mean (A), (B), or (A and B) ; and "A, B, and / or C" means (A), (B), (C), (A and B), (A and C), (B and C) or (A, B and VS). The term "coupled with", together with its derivatives, may be used herein. "Coupled" can mean one or more of the following. "Coupled" can mean that two or more elements are in direct physical or electrical contact. However, "coupled" may also mean that two or more elements come into indirect contact with each other, but continue to cooperate or interact with one another, and may mean that one or more other elements are coupled or connected between the elements that are said to be coupled with each other.
    [0003] Figures 2 to 5 may illustrate various vertical stacks of layers that can be epitaxially deposited. The sizes, widths or heights of the various layers are not drawn to scale, and it should not be assumed that they are limited to being identical to each other, or different from each other unless explicitly stated that they are so in this memoir. Figure 1 illustrates an illustrative circuit diagram of a compound varactor 100 in accordance with various embodiments. The compound varactor 100 may comprise a plurality of varactors, such as varactors 105a, 105b, 105c, 105d, 105e, or 105f (collectively varactors 105) generally positioned between an input terminal 110 and an output terminal 115. In some embodiments, the input terminal 110 may be configured to receive a radio frequency (RF) signal that then propagates through the compound varactor 100 to the output terminal 115. In some embodiments, a or more than one of the varactors 105 may be connected in parallel with the input terminal 110 and the output terminal 115, in which case the RF signal may not propagate through the varactor to the output terminal 115. In embodiments, each of the varactors 105 may have a "forward" side and a "back" side. Figure 1 illustrates the front side 107 and the rear side 109 of the varactor 105a. In embodiments, the front side 107 of the varactor 105a may be referred to as the "cathode" of the varactor 105a, and the rearward side 109 of the varactor 105a may be referred to as the "anode" of the varactor 105a. In Fig. 1, each of the varactors 105 may have a front side and a back side (or cathode and anode), although specific designators in Fig. 1 are omitted for each varactor for clarity. In some embodiments, two or more varactors 105 may be coupled to each other in a back-to-back configuration. Specifically, the anodes of the varactors can be coupled directly to each other. For example, the varactors 105b and 105c may be considered to be in a back-to-back configuration, as shown in FIG. 1. In other embodiments, the varactors 105 may be coupled together in one configuration. face-to-face, as shown in Figure 1. Specifically, the cathodes of the varactors can be coupled directly to each other. For example, varactors 105a and 105b may be considered to be in a face-to-face configuration, as shown in FIG. 1. In embodiments, the front sides of one or more of the varactors 105 may be coupled to one another. 120. In addition, the rear sides of one or more of the varactors 105 may be coupled to a DC power source 125. The DC power source 125 may be configured to provide a control voltage ( VcTRL) negative to bias the varactors 105 in reverse, as will be explained in more detail below. In some embodiments, VCTRL may be between approximately 2 volts (V) and approximately 18 V, while in other embodiments VCTRL may be between approximately -1.2 V and approximately 3 V. In embodiments one or more resistors, such as the resistors 135a, 135b, 135c, 135d, and 135e (collectively resistors 135), can be positioned between the varactors 105 and the earth 120 or the electrical power source CC 125. In certain modes For example, the external resistors, such as the resistors 135a and / or 135e, may have an electrical resistance of up to twice the electrical resistance of the resistors 135b, 135c, or 135d. The increased electrical resistance can be selected to equalize the charging time constant of all the capacitors in the stack. In embodiments, the electrical resistance of the resistors 135a and / or 135e may be approximately 60KI, while in other embodiments the electrical resistance of the resistors 135a and / or 135e may be between approximately 20kO and approximately 60KI. kB. Similarly, in some embodiments, the electrical resistance of the resistors 135b, 135c, or 135d may be approximately 30 kr), while in other embodiments the electrical resistance of the resistors 135b, 135c, or 135d can be between approximately 10 IcS2 and approximately 30 kO. As shown above, the compound varactor 100 may include a number of varactors 105 and resistors 135. Although only six varactors 105 and five resistors 135 are shown in FIG. 1, in other embodiments, the Compound varactor 100 may include a greater or lesser number of varactors 105 or resistors 135. In some embodiments, it may be desirable for the compound varactor to include at least the resistors 135a and 135e. In some embodiments, inductors may also be used in place of, or in association with, resistors 135. As described above, as the number of varactors 105 in the compound varactor 100 increases, the area that the compound varactor 100 requires on a chip may increase exponentially if all the varactors 105 are coplanar with each other. In some embodiments, the DC power source 125 may be configured to provide a Vcrm. positive and be coupled to the front side, or to the cathode, of each of the varactors, while the earth 120 may be coupled to the rear side, or the anode, of each of the varactors, as is described in more detail herein. -Dessous. Other more complicated circuits may be envisioned, including multiple sources of DC power that can each provide different or similar positive or negative voltages, or multiple ground connections. Typically, an existing compound varactor may be implemented in common epitaxial layers of a gallium arsenide heterojunction bipolar transistor (HBT). Typically, only the lower epitaxial layers, which are commonly used to implement the HBT collector-based junction, can be used for the varactors 105. This is because the HBT upper epitaxial layers can be optimized by specific doping of the layers to implement the emitter-based bipolar junction. This doping can render the HBT epitaxial upper layers undesirable or inappropriate for implementing a useful varactor. However, if a different method is used, and the need for a bipolar device is eliminated, then a more advantageous epitaxial structure may be available. Specifically, if the upper layers of an epitaxial structure are not doped to implement an emitter-based bipolar junction, then a useful varactor may further be implemented in the upper layers of the epitaxial structure. Figure 2 illustrates a general example of a dual stack of varactor 200, according to various embodiments. Generally, a varactor, as described herein, can be considered to be composed of three layers. Specifically, a varactor may be considered to be composed of a contact layer, a varactor layer, and an anode layer. In some embodiments, the anode layer may be further referred to as the "contact" layer of the varactor, but for the description herein the anode layer will generally be referred to as the "anode layer" unless otherwise explicitly stated. . In this embodiment, the contact layer may be considered to be the cathode of the varactor. In some embodiments, a varactor can only be considered to comprise the varactor layer and the anode layer, the varactor layer being considered to be the cathode; however, as described herein for constancy, the varactor will be described as having three layers. The three layers of the varactor will be described in more detail below. In embodiments, the stack 200 may include a plurality of epitaxial layers in which two varactors are implemented vertically, rather than coplanar. Specifically, the stack 200 may include a first varactor which is composed of a contact layer 205, a varactor layer 210, and an anode layer 215, as described above. The anode layer 215 may be a p + anode layer. The designator "p +" may indicate that the anode layer 215 is heavily doped with a positively charged impurity, such as carbon, zinc, beryllium, or some other positively charged dopant suitable. For example, the anode layer 215 may be constructed of one or more of a semiconductor material, such as gallium arsenide, silicon, germanium, aluminum phosphide, aluminum oxide, aluminum arsenide, indium phosphide, gallium nitride, combinations or alloys thereof, or some other semiconductor material, with a quantity of the positively charged dopant material mixed with the inside. A p + layer may include on the order of one atom of the dopant positively charged by ten thousand atoms of the semiconductor material. In other embodiments, the p + anode layer may have a doping greater than approximately 1x1019 cm-3. In some embodiments, the anode layer 215 may have a vertical height or z of between approximately 0.05 micron (μm) and approximately 0.5 μm. Similarly, the contact layer 205 may be called the n + contact layer. The designator "n-F" may indicate that the contact layer 205 is heavily doped with a negatively charged impurity, such as silicon or some other negatively charged dopant appropriate. For example, the contact layer 205 may be constructed of a semiconductor material, such as the semiconductor material described above, with an amount of negatively charged dopant material mixed therein. An n + layer may include on the order of one atom of the negatively charged dopant with ten thousand atoms of the semiconductor material. In other embodiments, the n + contact layer may have a doping greater than approximately 1x1018 cm-3. In some embodiments, the contact layer 205 may have a vertical height or z of between approximately 0.05 μm and 1.0 μm. The varactor layer 210 may be called the n-varactor layer. The designator "n" may indicate that the varactor layer 210 is relatively lightly doped with a negatively charged impurity, such as the negatively charged dopants described above.
    [0004] Specifically, a n- layer may include on the order of one atom of the negatively charged dopant per hundred million atoms of the semiconductor material. In other embodiments, the varactor layer n- may comprise a doping of between approximately 1x1014 and approximately 1x1018 cm-3. In some embodiments, the varactor layer 210 may have a vertical height or z of between approximately 0.2 μm and 3 μm. The stack 200 may also include one or more ohmic contacts p +, such as the ohmic contacts 220. In embodiments, the ohmic contacts 220 may be composed of titanium (Ti), platinum (Pt), gold ( Au), zinc (Zn), nickel (Ni), beryllium (Be), or combinations or alloys thereof, such as Ti / Pt / Au, Pt / Au, Ti / Au, Pt / Ti / Pt / Au, AuZn / Ni / Au, AuBe / Ni / Au, or other p-type contacts. The ohmic contacts 220 may be directly coupled to the anode layer 215, and also coupled to a DC power source, such as the DC power source 125 of Figure 1. In embodiments, the ohmic contacts 220 can be configured to receive a negative DC voltage which will polarize the varactor in reverse.
    [0005] Specifically, the negative DC voltage applied to the anode layer 215 can cause the voltage at the cathode (i.e., the contact layer 205) to be higher than the voltage at the anode layer 215 This higher voltage at the cathode of the varactor may result in no current flowing through the varactor until the varactor slams. The stack 200 may further include a second varactor which may be composed of the anode layer 215, the varactor layer 225, and the contact layer 230. The varactor layer 225 may be a varactor layer n which may be similar to the varactor layer 210. In some embodiments, the varactor layer 225 and the varactor layer 210 may be composed of the same material, while in other embodiments the varactor 225 and 210 can be composed of different materials. Similarly, the contact layer 230 may be an n + contact layer which may be similar to the contact layer 205. In some embodiments, the contact layer 230 and the contact layer 205 may be composed of the same material , while in other embodiments, the contact layers may be composed of different materials. The stack may further include one or more n + ohmic contacts, such as the ohmic contacts 235 or 240. Specifically, the n + 235 and 240 ohmic contacts may be coupled to the n + 205 or 230 contact layers, as shown in FIG. In some embodiments, the n + 235 and 240 ohmic contacts may be composed of one or more of Au, germanium (Ge), Ni, Au, Ti, Pt, tungsten (W), silicon (Si), or combinations or alloys thereof, such as AuGe / Ni / Au, Ti / Pt / Au, Pt / Au, Ti / Au, TiW / Ti / Pt / Au, WSi / Ti / Pt / Au, or other ohmic contacts. In some embodiments, the n + 235 and 240 ohmic contacts may be formed of the same or different materials. In some embodiments, the ohmic contacts 235 or 240 may be covered with a different metal that is used to contact another device, another terminal, another chip.
    [0006] In embodiments, the n + 235 and 240 ohmic contacts may be considered as the input and output terminals of the stack 200. For example, either of the ohmic contacts n + 235 or 240 may be configured to receive an RF signal, for example from the input terminal 110, another varactor, or some other source.
    [0007] The other of the n + 235 or 240 ohmic contacts may be configured to send an RF signal, for example to the output terminal 115, to another varactor, or to some other source. As can be seen, the first varactor and the second varactor of the stack 200 can share the anode layer 215. Specifically, the two varactors of the stack 200 can be considered to be in a back-to-back configuration stacked vertically, as described above. As described above, the height z of the anode layer 215 may be relatively small relative to the height z of the varactor layers 210 or 225, or the height z of the contact layers 205 or 230. may be due to the fact that the electrical layer resistance of the layer 215 may not substantially change the performance of the stack 200. Since it may be important that the two varactors of the stack 200 have identical or similar control characteristics for example, that they undergo a similar equal change in capacitance with respect to a voltage change, the epitaxial doping of the n-upper varactor layer 210 may be chosen to be identical, but inverted, with respect to the doping of the layer The two n-210 varactor layers 225 and 225, which may be symmetrical about their shared p + anode layer 215, may form the depletion layers of the two d varactor iodines. The two varactor layers n-210 and 225 may also serve as varactor capacitor dielectrics, and may be created with a steep, hyper-abrupt, or linear doping profile. In other embodiments, one or more other doping profiles suitable for the application may also be used. The stack 200 may have several obvious advantages over previously existing compound varactors. For example, the stack 200 can almost double the effective capacity per chip surface area that can be achieved compared to previously existing compound varactor architectures. This increase in effective capacity may result in higher performance at the high degree of stacking that may be required to meet difficult intermodulation performance requirements. A specific implementation of gallium arsenide with varactor array can be described below with respect to FIGS. 4 and 5. However, in other embodiments, one or more layers of the stack 200 may include silicon, indium phosphide, or other suitable materials. In embodiments, etch stop layers may be inserted to facilitate construction of the stack 200, as described in more detail below with respect to Figs. 4 and 5.
    [0008] The stack 200 may provide an additional advantage. In the conventional diode stack, such as that described with respect to FIG. 1, the RF signal may pass between two varactors in a back-to-back configuration via the lower n + contact layer. However, this n + contact layer can typically have a high resistivity, of the order of 5 or more ohms. This resistivity can contribute to conduction losses in the varactor diode, thus degrading the quality factor of the varactor. However, in the stack 200, the RF energy can pass directly on the relatively thin divided p + anode layer of the two varactor diodes, and thus must suffer substantially reduced conduction losses. Figure 3 illustrates another embodiment of a varactor stack 300 which may include two varactors in a face-to-face configuration. The first varactor may include a n-310 varactor layer, a p + anode layer 345, and an n + 350 contact layer. The n-310 varactor layer may be similar to the n-210 varactor layer of FIG. 2. The p + anode layer 345 may be similar to the p + anode layer 215. The n + contact layer 350 may be similar to the n + 205 contact layer. However, in the 300 stack, in some embodiments As a result, the p + anode layer 345 may have a height z of between approximately 0.05 μm and approximately 1.0 μm, while the n + 350 contact layer may have a height z of between approximately 0.05. pm and approximately 0.5 pm. In specific embodiments, the height z of the pi-anode layer 345 may be approximately 0.3 μm, while the height z of the n + 350 contact layer may be approximately 0.3 μm. Stack 300 may further include a second varactor which may include the n + 350 contact layer, n-325 varactor layer, and p + 355 anode layer. The n-325 varactor layer may be similar to the n-310 varactor layer described above. The p + anode layer 355 may be similar to the p + anode layer 345 described above. Instead of the two varactors of the stack sharing the anode layer, as described above with respect to the stack 200 of FIG. 2, the two varactors of the stack 300 can share the layer of ni-contact, resulting in the face-to-face configuration described above. In some embodiments, the height z of n + contact layer 350 may be smaller than the height z of pi-anode layers 345 or 355. This may be because, as described above, the layer layer electrical resistor 350 may not substantially change the performance of the stack 300. The stack 300 may further include n + 360 ohmic contacts, which may be similar to the n + 235 or 240 ohmic contacts described herein. above. In the stack 300, the ohmic contacts 360 may be coupled with the n + contact layer 350 and configured to receive electrical energy from the electrical power source CC 125. In the stack 300, the source of DC electrical energy 125 can supply a positive voltage to the ohmic contacts 360, and through the ohmic contacts 360 to the n + 350 contact layer. This positive voltage can result in the voltage of the n + 350 contact layer being higher than the voltage of the anode layers p + 345 and / or 355. As described above, this higher voltage at the n + 350 contact layer may result in the varactors of the stack 300 are polarized in reverse. Finally, the stack 300 may further include one or more ohmic contacts p + such as the ohmic contacts 365 and 370. Specifically, the ohmic contacts p + 370 or 365 may be similar to the ohmic contacts p + 220 in FIG. 4 illustrates a specific example of a stack 400, which may be similar to the stack 200 of FIG. 2. Specifically, the stack 400 may include a n + 405 contact layer, and n-410 and 425 varactor layers. , which can respectively be similar to elements 205, 210, and 225 of FIG. 2. Similarly, stack 400 may include one or more ohmic contacts n +, such as ohmic contacts 435 and 440, and one or more p + ohmic contacts, such as the ohmic contacts 420, which may be similar to the ohmic contacts 235, 240, and 220, respectively. The p + anode contact layer may be divided in the stack 400, with one or more etch stop layers positioned between the two layers of the p + anode contact layers. As shown in FIG. 4, an etch stop layer 475, which may be a p + etch stop layer, may be positioned between the upper p + anode contact layer 415, and the PI-lower anode contact 417. Similarly, a n + lower contact layer can be divided into two separate layers, with one or more etch stop layers, such as n + etch stop layers, positioned between them. For example, in the stack 400, the n + contact layer can be divided into an upper n + contact layer 430, and a n + lower contact layer 432. The etch stop layer 480 can be positioned between the two layers n + contact layer. In embodiments, one or more of the contact layers 405, 430, and 432, varactor layers 410 and 425, and anode contact layers 415 and 417 may be composed of doped gallium arsenide. In embodiments, the etch stop layers 475 and 480 may be composed of doped gallium aluminum arsenide or gallium indium phosphide. Figure 5 illustrates a specific example of a stack 500, which may be similar to the stack 300 of Figure 3. Specifically, the stack 500 may include a p + anode layer 545 and n-510 varactor layers. and 525, which may respectively be similar to elements 345, 310, and 325 of Fig. 3. Similarly, stack 500 may include one or more ohmic contacts n + 560, and ohmic contacts p + 565 or 570, which may be respectively similar to the ohmic contacts 360, 365, and 370 of Figure 3.
    [0009] The n + contact layer may be divided into two separate layers with an etch stop layer, such as an n + etch stop layer positioned therebetween. As shown in Fig. 5, the stack 500 may include an upper n + contact layer 550, and a n + lower contact layer 552, with an etch stop layer 575 positioned therebetween. The etch stop layer 575 may be similar to the etch stop layer 475 of Fig. 4. Similarly, a bottom p + anode layer of the stack 500 may be divided into two separate layers, with an etch stop layer, such as a p + etch stop layer, positioned therebetween. Specifically, the p + anode layers can be divided into an upper p + anode layer 555, and a lower p + anode layer 557, with an etch stop layer 580 positioned therebetween. The etch stop layer 580 may be similar to the etch stop layer 480 of Fig. 4. In embodiments, one or more of the contact layers 550 and 552, varactor layers 525 and 510, and anode layers 545, 555, and 557 may be composed of gallium arsenide. Figure 6 illustrates an illustrative method for forming a stack, such as stacks 200, 300, 400, or 500. Specifically, a contact layer of a first varactor may be deposited at 600. The contact layer may be For example, the anode layers p + 355, 555, 557. Alternatively, the contact layer may be, for example, n + contact layers 230, 430, or 432. Specifically, the type of contact layer may be selected depending on whether the stack 200, 300, 400, or 500 is constructed. In some embodiments, the deposition of the contact layer may include the deposition of an etch stop layer, such as etch stop layers 480 or 580. Next, a varactor layer of the first varactor can be deposited at 605. Specifically, the varactor layer may be a varactor n- layer, such as layers 225, 325, 425, or 525. After depositing the varactor layer, the method may comprise the deposition of a common contact layer of the first varactor and a second varactor at 610. The common contact layer may be, for example, p + anion layers 215, 415, or 417. As a variant, the common contact layer may be the n + 350, 550, or 552 contact layers. Specifically, the common contact layer may be selected depending on whether the stacks 200, 300, 400, or 500 are constructed. In some embodiments, the deposition of the common contact layer may include the deposition of an etch stop layer, such as etch stop layers 475 or 575. After the deposition of the common contact layers to 610, the method 30 may then comprise depositing a varactor layer of a second varactor layer at 615. Specifically, the second varactor layer may be a n-varactor layer, such as layers 210, 310, 410, or 510. Finally, the method may include depositing a contact layer of the second varactor at 620. Specifically, the contact layer may be an n + contact layer, such as the 205 or 405 layers. In other embodiments, the second contact layer may be a p + anode layer, such as layers 345 or 545. Specifically, the type of contact layer may be selected depending on whether the stack 200, 300, 400, or 500 is built. In some embodiments, the method may include additional or other steps. For example, in some embodiments, ohmic contacts may be deposited on the stack.
    [0010] In other embodiments, one or more of the layers may be deposited in an order that is different from the order illustrated in Figure 6. For example, in some embodiments, two layers may be deposited in parallel with each other. one with the other. Stacks 200, 300, 400, or 500 can be incorporated into a variety of systems. A block diagram of an illustrative system 700 is illustrated in Figure 7. As illustrated, the system 700 includes a power amplifier module (PA) 702, which may be a radio frequency (RF) PA module in certain modes. of realization. The system 700 may include a transceiver 704 coupled to the PA module 702, as illustrated. The PA 702 may include one or more of the stacks 200, 300, 400, or 500. In various embodiments, the stacks 200, 300, 400, or 500 may additionally be included in the transceiver. 704 to provide, for example, upconversion, or in an antenna switch module (ASM) 706 to provide various switching functions. The PA module 702 can receive an RF input signal, RFin, from the transceiver 704. The PA module 702 can amplify the RF input signal, RFin, to provide the RF output signal, RFout. The RF input signal, RFin, and the RF output signal, RFout, may both be part of a transmission chain, respectively denoted by Tx-RFin and Tx-RFout in Fig. 7. The output signal RF amplified, RFout, may be provided to ASM 706, which performs radio over-the-air (OTA) transmission of the RF output signal, RFout, through an antenna structure 708. ASM 706 may also receive RF signals through the antenna structure 708 and couple the received RF signals, Rx, to the transceiver 704 along a receive chain.
    [0011] In various embodiments, the antenna structure 708 may include one or more directional and / or omnidirectional antennas, including, for example, a dipole antenna, a monopolar antenna, a plate antenna, a loop antenna, a dipole antenna, and the like. microstrip or any other type of antenna suitable for OTA transmission / reception of RF signals. The system 700 may be suitable for any one or more of terrestrial and satellite communications, radar systems, and possibly in various industrial and medical applications. More specifically, in various embodiments, the system 700 may be selected from a radar device, a satellite communication device, a mobile computing device (e.g., a phone, a tablet, a laptop computer, etc.), a base station, a broadcast radio, or a television amplifier system. While the present description has been described with respect to the embodiments illustrated above, it will be appreciated by one of ordinary skill in the art that a wide variety of alternative and / or equivalent implementations considered to achieve the same objectives may be substituted for the specific embodiments shown and described without departing from the scope of the present invention. Those skilled in the art will readily appreciate that the teachings of the present invention can be implemented in a wide variety of embodiments. This description is intended to be illustrative rather than restrictive.
    权利要求:
    Claims (20)
    [0001]
    REVENDICATIONS1. An assembly (200, 400), comprising: a first varactor which comprises a first contact layer (205, 405), an anode layer (215), and a first varactor layer (210, 410) positioned between the first layer contact member (205, 405) and the anode layer (215); and a second varactor which comprises a second contact layer (230), the anode layer (215), and a second varactor layer (225, 425) positioned between the second contact layer (230) and the anode (215); wherein the anode layer (215) is positioned between the first varactor layer (210, 410) and the second varactor layer (225, 425).
    [0002]
    The assembly (200,400) of claim 1, further comprising an ohmic contact (220,420) coupled to the anode layer (215) and configured to receive a negative DC voltage (DC).
    [0003]
    The assembly (200, 400) of claim 1, further comprising a first ohmic contact (235, 435) coupled with the first contact layer (205), and a second ohmic contact (240, 440) coupled with the second second contact layer (230).
    [0004]
    The assembly (200,400) of claim 3, wherein the first ohmic contact (235,435) is a signal input, and the second ohmic contact (240,440) is a signal output. 25
    [0005]
    The assembly (200, 400) according to claim 1, wherein the first contact layer (205, 405) or the second contact layer (230) is n + doped, the first varactor layer (210, 410) or the second varactor layer (225, 425) is n-doped, and the anode layer (215) is p + doped.
    [0006]
    The assembly (200, 400) according to claim 1, wherein the first contact layer (205, 405), the second contact layer (230), the first varactor layer (210, 410), the second contact layer varactor (225, 425), or the anode layer (215) comprises gallium, arsenic, silicon, indium, or phosphorus.
    [0007]
    The assembly (400) of claim 1, wherein the anode layer comprises a first anode layer (415) directly coupled with the first varactor layer (410), and a second anode layer (417). directly coupled to the second varactor layer (425), and an etch stop layer (475) positioned between and directly coupled with the first anode layer (415) and the second anode layer (417).
    [0008]
    The assembly (400) according to claim 1, wherein the second contact layer comprises an upper layer (430) directly coupled with the second varactor layer (425), and a lower layer (432), and a layer of etching stop (480) directly coupled to and positioned between the upper layer (430) and the lower layer (432).
    [0009]
    9. A set (300, 500), comprising: a first varactor which comprises a contact layer (350), a first anode layer (345, 545), and a first varactor layer (310, 510) positioned between the contact layer (350) and the first anode layer (345, 545); and a second varactor which comprises the contact layer (350), a second anode layer (355), and a second varactor layer (325, 525) positioned between the contact layer (350) and the second contact layer (350). anode (355); wherein the contact layer (350) is positioned between the first varactor layer (310, 510) and the second varactor layer (325, 525).
    [0010]
    The assembly (300, 500) of claim 9, further comprising an ohmic contact (360, 560) coupled to the contact layer (350) and configured to receive a positive DC voltage (DC).
    [0011]
    The assembly (300, 500) of claim 9, further comprising a first ohmic contact (365, 565) coupled with the first anode layer (345, 545), and a second coupled ohmic contact (370, 570). with the second anode layer (355).
    [0012]
    The assembly (300, 500) of claim 11, wherein the first ohmic contact (365, 565) is a signal input, and the second ohmic contact (370, 570) is a signal output. 15
    [0013]
    The assembly (300, 500) according to claim 9, wherein the contact layer (350) is n + doped, the first varactor layer (310, 510) or the second varactor layer (325, 525) is n-doped. and the first anode layer (345, 545) or the second anode layer (355) is p + doped. 20
    [0014]
    The assembly (300, 500) according to claim 9, wherein the contact layer (350), the first varactor layer (310, 510), the second varactor layer (325, 525), the first layer of anode (345, 545), or the second anode layer (355) comprises gallium, arsenic, silicon, indium, or phosphorus.
    [0015]
    The assembly (500) of claim 9, wherein the contact layer comprises a first contact layer (550) directly coupled with the first varactor layer (510), and a second directly coupled contact layer (552). with the second varactor layer (525), and an etch stop layer (575) positioned between and directly coupled with the first contact layer (550) and the second contact layer (552). 10
    [0016]
    The assembly (500) according to claim 9, wherein the second anode layer comprises an upper layer (555) directly coupled with the second varactor layer (525), and a lower layer (557), and a layer of etching stop (580) directly coupled to and positioned between the upper layer (555) and the lower layer (557).
    [0017]
    A method, comprising: depositing (600) a first contact layer of a first varactor; depositing (605) a first varactor layer of the first varactor on the first contact layer; depositing (610) a common contact layer of the first varactor and a second varactor on the first varactor layer; depositing (615) a second varactor layer of the second varactor on the common contact layer; and depositing (620) a second contact layer of the second varactor on the second varactor layer.
    [0018]
    The method of claim 17, wherein the common contact layer is a p + doped anode contact layer (215, 415, 417); and wherein the first contact layer and the second contact layer are n + doped contact layers.
    [0019]
    The method of claim 17, wherein the common contact layer is an n + doped contact layer (350, 550, 552); and wherein the first contact layer and the second contact layer are p + doped anode contact layers.
    [0020]
    The method of claim 19, further comprising: coupling a first signal input / output to the first contact layer; coupling a second signal input / output to the second contact layer; and coupling a DC voltage input to the common contact layer.
    类似技术:
    公开号 | 公开日 | 专利标题
    FR3020898A1|2015-11-13|
    FR3002096A1|2014-08-15|POLARIZED BODY SWITCHING DEVICE
    FR2994621A1|2014-02-21|NON-NEGATIVE POLARIZATION SWITCHING DEVICE
    US9728660B2|2017-08-08|Optically-triggered linear or avalanche solid state switch for high power applications
    US9882019B2|2018-01-30|Compound varactor
    US11056483B2|2021-07-06|Heterolithic microwave integrated circuits including gallium-nitride devices on intrinsic semiconductor
    US20210202474A1|2021-07-01|Heterolithic microwave integrated circuits including gallium-nitride devices formed on highly doped semiconductor
    FR3017261A1|2015-08-07|
    FR2889006A1|2007-01-26|ANTENNA SWITCH
    US20180204934A1|2018-07-19|Methods related to a semiconductor structure with gallium arsenide and tantalum nitride
    US20160133758A1|2016-05-12|Dual stack varactor
    US10109999B2|2018-10-23|Technology for extending a radio frequency | bandwidth of an envelope tracking | power amplifier |
    KR101859254B1|2018-05-18|Devices and methods related to a barrier for metallization in heterojunction bipolar transistor processes
    US20180374846A1|2018-12-27|Dual-series varactor epi
    FR2737065A1|1997-01-24|SEMICONDUCTOR DEVICE INCLUDING A POWER AMPLIFIER AND MOBILE TELECOMMUNICATION APPARATUS INCLUDING SUCH A SEMICONDUCTOR DEVICE
    US11233047B2|2022-01-25|Heterolithic microwave integrated circuits including gallium-nitride devices on highly doped regions of intrinsic silicon
    EP0204387B1|1990-02-28|Semiconductor device for making decoupling capacities placed between supply and earth of integrated circuits
    US9014654B2|2015-04-21|Semiconductor apparatus
    US10749490B1|2020-08-18|PIN diode bias scheme to improve leakage characteristics and P1dB threshold level of reflective limiter device
    EP1376884A1|2004-01-02|Radiofrequency switching means, in particular for a cellular mobile phone
    WO2019066908A1|2019-04-04|Group iii-nitride polarization junction diodes
    EP3375094B1|2019-12-04|Circuit incorporating a limiting function and a switching function and transceiver module comprising such a circuit
    FR3021160A1|2015-11-20|
    US11183613B2|2021-11-23|Group III-nitride light emitting devices including a polarization junction
    FR3043854A1|2017-05-19|INTEGRATED CIRCUIT COMPRISING A POWER LIMITER AFFECTING THE PARASITE DIODE OF BIPOLAR TECHNOLOGIES
    同族专利:
    公开号 | 公开日
    US20180182903A1|2018-06-28|
    FR3020898B1|2018-07-27|
    CN105097956A|2015-11-25|
    DE102015005210A1|2015-11-26|
    US20150325573A1|2015-11-12|
    US10535784B2|2020-01-14|
    TW201603291A|2016-01-16|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    FR2321771B1|1975-08-19|1979-04-27|Thomson Csf|
    US4843358A|1987-05-19|1989-06-27|General Electric Company|Electrically positionable short-circuits|
    US5055889A|1989-10-31|1991-10-08|Knauf Fiber Glass, Gmbh|Lateral varactor with staggered punch-through and method of fabrication|
    JP3299807B2|1993-04-07|2002-07-08|シャープ株式会社|Heterojunction bipolar transistor|
    US5405790A|1993-11-23|1995-04-11|Motorola, Inc.|Method of forming a semiconductor structure having MOS, bipolar, and varactor devices|
    US6559024B1|2000-03-29|2003-05-06|Tyco Electronics Corporation|Method of fabricating a variable capacity diode having a hyperabrupt junction profile|
    JP2001345328A|2000-06-02|2001-12-14|Nec Corp|Semiconductor device, and semiconductor integrated circuit|
    SE517440C2|2000-06-20|2002-06-04|Ericsson Telefon Ab L M|Electrically tunable device and a method related thereto|
    KR100425578B1|2001-09-17|2004-04-03|한국전자통신연구원|Varactor having improved Q-factor using SiGe heterojunction bipolar transistor and method for fabricating the same|
    AU2002341803A1|2001-09-24|2003-04-07|Amberwave Systems Corporation|Rf circuits including transistors having strained material layers|
    JP2004241624A|2003-02-06|2004-08-26|Mitsubishi Electric Corp|Voltage controlled oscillation circuit|
    US6727530B1|2003-03-04|2004-04-27|Xindium Technologies, Inc.|Integrated photodetector and heterojunction bipolar transistors|
    KR100517289B1|2003-08-21|2005-09-28|주식회사 케이이씨|varactor and its manufacturing method|
    JP4977313B2|2004-01-19|2012-07-18|ルネサスエレクトロニクス株式会社|Heterojunction bipolar transistor|
    JP4857531B2|2004-07-08|2012-01-18|三菱電機株式会社|Semiconductor device|
    CN100555633C|2004-10-05|2009-10-28|Nxp股份有限公司|Semiconductor device|
    EP1889359B1|2005-06-08|2013-01-16|The Regents of the University of California|Linear variable voltage diode capacitor and adaptive matching networks|
    US20070132065A1|2005-12-08|2007-06-14|Su Jae Lee|Paraelectric thin film structure for high frequency tunable device and high frequency tunable device with the same|
    US8022458B2|2007-10-08|2011-09-20|Taiwan Semiconductor Manufacturing Company, Ltd.|Capacitors integrated with metal gate formation|
    US8130051B2|2008-02-06|2012-03-06|Broadcom Corporation|Method and system for varactor linearization|
    US7919382B2|2008-09-09|2011-04-05|Freescale Semicondcutor, Inc.|Methods for forming varactor diodes|
    JP4803241B2|2008-11-27|2011-10-26|三菱電機株式会社|Semiconductor module|
    US9059332B2|2009-10-02|2015-06-16|Skyworks Solutions, Inc.|Continuous tunable LC resonator using a FET as a varactor|
    US20130313683A1|2012-05-24|2013-11-28|International Business Machines Corporation|Semiconductor wire-array varactor structures|
    TWI512905B|2012-06-13|2015-12-11|Win Semiconductors Corp|Integrated structure of compound semiconductor devices|
    US8709868B2|2012-08-23|2014-04-29|Freescale Semiconductor, Inc.|Sensor packages and method of packaging dies of differing sizes|
    US8809155B2|2012-10-04|2014-08-19|International Business Machines Corporation|Back-end-of-line metal-oxide-semiconductor varactors|
    US8716757B1|2012-10-19|2014-05-06|Global Communication Semiconductors, Inc.|Monolithic HBT with wide-tuning range varactor|
    KR101936036B1|2013-02-08|2019-01-09|삼성전자 주식회사|Capacitor structure|
    US9437772B2|2013-03-15|2016-09-06|Matthew H. Kim|Method of manufacture of advanced heterojunction transistor and transistor laser|
    US20160133758A1|2014-05-08|2016-05-12|Triquint Semiconductor, Inc.|Dual stack varactor|
    US10109623B2|2014-05-08|2018-10-23|Qorvo Us, Inc.|Dual-series varactor EPI|
    US20150325573A1|2014-05-08|2015-11-12|Triquint Semiconductor, Inc.|Dual stack varactor|
    JP6299494B2|2014-07-09|2018-03-28|日亜化学工業株式会社|Light emitting device and manufacturing method thereof|
    US9484471B2|2014-09-12|2016-11-01|Qorvo Us, Inc.|Compound varactor|
    US9590669B2|2015-05-08|2017-03-07|Qorvo Us, Inc.|Single varactor stack with low second-harmonic generation|US10109623B2|2014-05-08|2018-10-23|Qorvo Us, Inc.|Dual-series varactor EPI|
    US20150325573A1|2014-05-08|2015-11-12|Triquint Semiconductor, Inc.|Dual stack varactor|
    US9484471B2|2014-09-12|2016-11-01|Qorvo Us, Inc.|Compound varactor|
    US9590669B2|2015-05-08|2017-03-07|Qorvo Us, Inc.|Single varactor stack with low second-harmonic generation|
    DE102018213633A1|2018-08-13|2020-02-13|Infineon Technologies Ag|Semiconductor device|
    法律状态:
    2016-03-09| PLFP| Fee payment|Year of fee payment: 2 |
    2017-03-13| PLFP| Fee payment|Year of fee payment: 3 |
    2017-09-22| PLSC| Search report ready|Effective date: 20170922 |
    2018-03-15| PLFP| Fee payment|Year of fee payment: 4 |
    2020-01-10| ST| Notification of lapse|Effective date: 20191206 |
    优先权:
    申请号 | 申请日 | 专利标题
    US14273316|2014-05-08|
    US14/273,316|US20150325573A1|2014-05-08|2014-05-08|Dual stack varactor|
    [返回顶部]